(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 15 January 2004 (15.01.2004)

PCT

(10) International Publication Number WO 2004/006437 A1

- (51) International Patent Classification7: H03L 7/093, 7/18
- (21) International Application Number:

PCT/NL2002/000436

(22) International Filing Date:

3 July 2002 (03.07.2002)

(25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): TELE-FONAKTIEBOLAGET L.M. ERICSSON [SE/SE]; Telefonvagen 30, SE-126 25 Stockholm (SE).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): EIKENBROEK, Johannes, Wilhelmus, Theodorus [NL/NL]; Brandgans 21, NL-7827 SG Emmen (NL).
- (74) Agent: PRINS, A., W.; Vereenigde, Nieuwe Parklaan 97, 2587 BN The Hague (NL).


- (81) Designated States (national): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK (utility model), SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE LOCKED LOOP CIRCUIT, ELECTRONIC DEVICE INCLUDING A PHASE LOCKED LOOP CIRCUIT AND METHOD FOR GENERATING A PERIODIC SIGNAL



(57) Abstract: A phase locked loop (PLL) circuit (1) comprising a loop input (11); a phase detector section (2) for detecting a phase difference between an input signal and a reference signal. The phase detector section (2) has a detector input connected to the loop input, a reference input and a detector output for outputting a signal related to the phase difference. A controlled oscillator (4) is connected with an input to the detector output and an oscillator output is connected to a loop output (12). The PLL has a feedback circuit which connects the oscillator output to the reference input, wherein the feedback circuit includes a device (7;71-74) having a transfer function with at least one zero.

